Module Specifications..
Current Academic Year 2023 - 2024
Please note that this information is subject to change.
| |||||||||||||||||||||||||||||||||||||||
None Coursework can't be resat in August as it consists of Lab exercises. |
|||||||||||||||||||||||||||||||||||||||
Description To provide the student with a thorough understanding of the principles and practical aspects of modern digital and analogue circuits. | |||||||||||||||||||||||||||||||||||||||
Learning Outcomes 1. Design and construct transistor circuits 2. Analyse and construct combinational and sequential logic circuitry 3. Design and construct basic arithmetic circuitry 4. Describe and explain I/O interfacing in computer systems | |||||||||||||||||||||||||||||||||||||||
All module information is indicative and subject to change. For further information,students are advised to refer to the University's Marks and Standards and Programme Specific Regulations at: http://www.dcu.ie/registry/examinations/index.shtml |
|||||||||||||||||||||||||||||||||||||||
Indicative Content and Learning Activities
TransistorsBJT basics (NPN, PNP), Biasing, DC & AC analysis, Load-Line, Q-point, Common Emitter configuration v other configurations, Gain, Phase and the use of the transistor as an amplifier.Combinational LogicEncoders/Decoders, Multiplexers/Demultiplexers design from gates, Odd & Even Parity and use of Hamming Code for detecting/correcting bit errors.Binary Arithmetic:Look-ahead carry adders, Booth's Algorithm Multiplication, Floating point arithmetic & IEEE754 representation, Basic ALU design and construction.Sequential Logic:Sequence recogniser design using State Diagram, Next State Table, State Assignment and reduction.Digital Circuitry:TTL NAND gate analysis, Logic levels & Noise Immunity, Wired-AND & Tri-State Busing, MOS technologies with reference to speed, power consumption, noise margin, loading and gate construction.Digital Storage:Bistable latch, Organisation of memory systems with address decoders, RAM and ROM types.Programmable Logic Devices:PLA & PAL logic arrays, use of GAL22v10 device in programmable logic design.Digital Interfacing:I2C bus, USB2 communication, SPI, RS232/UART | |||||||||||||||||||||||||||||||||||||||
| |||||||||||||||||||||||||||||||||||||||
Indicative Reading List
| |||||||||||||||||||||||||||||||||||||||
Other Resources 23854, DCU Loop, Liam Meany, 2013, Digital and Analogue Electronics II, https://loop.dcu.ie, | |||||||||||||||||||||||||||||||||||||||
Programme or List of Programmes
| |||||||||||||||||||||||||||||||||||||||
Date of Last Revision | 18-APR-12 | ||||||||||||||||||||||||||||||||||||||
Archives: |
|